My VHDL design of a hardware synthesiser - View it on GitHub