A pipelined brainfuck softcore in Verilog - View it on GitHub