Extending Verilog syntax highlighting for SystemVerilog - View it on GitHub