Indent & syntax script for Verilog and SystemVerilog - View it on GitHub