Vhdl/Verilog fast instant and generate testbench file. - View it on GitHub