Generate vhdl/verilog testbench file for vhdl files. - View it on GitHub