Various HDL (Verilog) IP Cores - View it on GitHub