Basic USB-CDC device core (Verilog) - View it on GitHub
Star
90
Rank
333180