Basic USB-CDC device core (Verilog) - View it on GitHub
Star
88
Rank
332718