High throughput JPEG decoder in Verilog for FPGA - View it on GitHub