Chisel wrapper for the SpinalHDL VexiiRiscv CPU implementation, implementing Chipyard compatibility - View it on GitHub