A Rocket-based RISC-V superscalar in-order core - View it on GitHub