Simple 3-stage pipeline RISC-V processor - View it on GitHub