♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL. - View it on GitHub