Create state machines to handle component logic. - View it on GitHub