💻 A 5-stage pipeline MIPS CPU design in Haskell. - View it on GitHub