💻 A 5-stage pipeline MIPS CPU implementation in Verilog. - View it on GitHub