Example Chisel modules and Chisel -> Verilog Wake flow - View it on GitHub