Experimenting with Verilog-able scanline dithering - View it on GitHub