Simple Verilog Parser In Python - View it on GitHub