Verilog Interface between Arty A7-100T FPGA and SE050 Secure Element - View it on GitHub