LL(1) Verilog 2005 EBNF syntax and analysis/generator tool - View it on GitHub