This is the Verilog 2005 parser used by VerilogCreator - View it on GitHub