Digital System Design and Generation - System Verilog Projects - View it on GitHub