SystemVerilog IPs and Modules for architectural redundancy designs. - View it on GitHub