OBI SystemVerilog synthesizable interconnect IPs for on-chip communication - View it on GitHub