JTAG DPI module for SystemVerilog RTL simulations - View it on GitHub