SystemVerilog modules and classes commonly used for verification - View it on GitHub