AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication - View it on GitHub