Trace-based memory and cache access pattern simulator - View it on GitHub