Open-source analyzer, compiler, simulator and synthesizer for VHDL - View it on GitHub