(System)Verilog to Chisel translator - View it on GitHub