An verilog core for testing CPU interrupts - View it on GitHub