SDRAM controller with multiple wishbone slave ports - View it on GitHub