VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more! - View it on GitHub