A full-speed device-side USB peripheral core written in Verilog. - View it on GitHub