Sals20 Stream Cipher core in Verilog - View it on GitHub