Verilog implementation of a simple riscv cpu - View it on GitHub