A VHDL implementation of a single-cycle Leros core - View it on GitHub