Verilator simulation for fdc1772 verilog implementation for PlusToo - View it on GitHub