Reference Verilog implementation of a hardware rANS decoder - View it on GitHub