High level synthesis language for hardware design - View it on GitHub