Bitstream write/readback using the DevCfg interface (a wrapper around PCAP) in Xilinx Zynq SoC, through direct register access - View it on GitHub