Hardware definition language that compiles to Verilog - View it on GitHub