Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA - View it on GitHub