Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments - View it on GitHub