128-bit FPGA-based VMAC accelerator for DSP and TinyML workloads with AXI4/AXI DMA integration, achieving 40 GOPS throughput and <1 % timing slack. - View it on GitHub