A crappy VHDL/FPGA based SDR for my hardware design laboratory - View it on GitHub