🔧 Build VHDL digital design blocks with modular exercises covering combinational logic, sequential circuits, filters, and IP core integration. - View it on GitHub