Agent skill for Verilog-2001 RTL generation and FPGA design workflows. - View it on GitHub