a super-simple pipelined verilog divider. flexible to define stages - View it on GitHub